

| | Type | Hz | Search Text | DBs | Time Stamp | Comments | Error Definition | Errors |
|----|------|------|---|-------|------------------|----------|------------------|--------|
| 1 | BRS | 1 | 6311228.pn | USPAT | 2002/12/03 10:35 | | 0 | |
| 2 | BRS | 0 | 6311228.URPN. | USPAT | 2002/12/03 10:18 | | 0 | |
| 3 | BRS | 11 | ("5265252" "5375241" "5465364" "5475836" "5 | USPAT | 2002/12/03 10:18 | | 0 | |
| 4 | BRS | 99 | usb with bandwidth | USPAT | 2002/12/03 14:38 | | 0 | |
| 5 | BRS | 2 | config? near3 setting | USPAT | 2002/12/03 10:38 | | 0 | |
| 6 | BRS | 15 | config? near5 mode\$1 | USPAT | 2002/12/03 10:39 | | 0 | |
| 7 | BRS | 0 | ((usb with bandwidth) AND (config? near5 mode\$1) | USPAT | 2002/12/03 10:38 | | 0 | |
| 8 | BRS | 0 | config? WITH (usb with bandwidth) | USPAT | 2002/12/03 10:39 | | 0 | |
| 9 | BRS | 0 | config? WITH USB | USPAT | 2002/12/03 13:16 | | 0 | |
| 10 | BRS | 1168 | management with bandwidth | USPAT | 2002/12/03 13:42 | | 0 | |
| 11 | BRS | 2 | ((usb with bandwidth) and (management with bandwi | USPAT | 2002/12/03 10:57 | | 0 | |
| 12 | BRS | 0 | 6408351.URPN. | USPAT | 2002/12/03 10:48 | | 0 | |
| 13 | BRS | 10 | ("5655010" "5765021" "5799196" "5802153" "5 | USPAT | 2002/12/03 10:49 | | 0 | |
| 14 | BRS | 19 | ((allocat\$3 or reallocat\$3) with (usb with bandwidth) | USPAT | 2002/12/03 13:17 | | 0 | |
| 15 | BRS | 7 | ("5557777" "5600841" "5708816" "5812796" "6 | USPAT | 2002/12/03 11:01 | | 0 | |
| 16 | BRS | 7 | ("5557777" "5600841" "5708816" "5812796" "6 | USPAT | 2002/12/03 11:01 | | 0 | |
| 17 | BRS | 7 | ("5557777" "5600841" "5708816" "5812796" "6 | USPAT | 2002/12/03 11:02 | | 0 | |
| 18 | BRS | 7 | ("5557777" "5600841" "5708816" "5812796" "6 | USPAT | 2002/12/03 11:02 | | 0 | |
| 19 | BRS | 7 | ("5557777" "5600841" "5708816" "5812796" "6 | USPAT | 2002/12/03 11:02 | | 0 | |
| 20 | BRS | 0 | 6101550.URPN. | USPAT | 2002/12/03 12:49 | | 0 | |
| 21 | BRS | 5 | ("5471474" "5513368" "5802318" "5832300" "5 | USPAT | 2002/12/03 12:49 | | 0 | |
| 22 | BRS | 9 | 5841471.URPN. | USPAT | 2002/12/03 13:00 | | 0 | |
| 23 | BRS | 8 | ("5729721" "5751951" "5778218" "5835791" "5 | USPAT | 2002/12/03 13:05 | | 0 | |
| 24 | BRS | 1 | 5848266.pn. | USPAT | 2002/12/03 13:11 | | 0 | |
| 25 | BRS | 1 | 5912894.pn. | USPAT | 2002/12/03 13:11 | | 0 | |
| 26 | BRS | 149 | ((configuration or configur\$3) with usb | USPAT | 2002/12/03 13:16 | | 0 | |
| 27 | BRS | 33 | ((usb with bandwidth) and ((configuration or configur\$3 | USPAT | 2002/12/03 13:16 | | 0 | |
| 28 | BRS | 7564 | ((allocat\$3 or reallocat\$3) or (allocat\$3 or adjust\$4) with b | USPAT | 2002/12/03 13:21 | | 0 | |
| 29 | BRS | 15 | ((configuration or configur\$3) with usb) and ((allocat\$3 | USPAT | 2002/12/03 13:21 | | 0 | |
| 30 | BRS | 13 | ((usb with bandwidth) and ((configuration or configur\$ | USPAT | 2002/12/03 13:21 | | 0 | |
| 31 | BRS | 15 | ((configuration or configur\$3) with usb) and ((allocat\$ | USPAT | 2002/12/03 13:22 | | 0 | |
| 32 | BRS | 625 | ((management with bandwidth) and ((allocat\$3 or rea | USPAT | 2002/12/03 13:45 | | 0 | |
| 33 | BRS | 274 | ((management with bandwidth) with ((allocat\$3 or rea | USPAT | 2002/12/03 13:42 | | 0 | |
| 34 | BRS | 37 | ieee1394 adj2 bus | USPAT | 2002/12/03 13:45 | | 0 | |
| 35 | BRS | 0 | ((management with bandwidth) with ((allocat\$3 or re | USPAT | 2002/12/03 13:44 | | 0 | |
| 36 | BRS | 36 | firewire adj1 bus | USPAT | 2002/12/03 13:45 | | 0 | |
| 37 | BRS | 0 | ((management with bandwidth) with ((allocat\$3 or re | USPAT | 2002/12/03 13:45 | | 0 | |
| 38 | BRS | 195 | ieee1394 | USPAT | 2002/12/03 13:55 | | 0 | |
| 39 | BRS | 0 | ((management with bandwidth) with ((allocat\$3 or re | USPAT | 2002/12/03 13:45 | | 0 | |

Office

File Edit View Tools Window Help

Drafts Pending Active Failed

Search List Show Clear

Find [US903] Done

Find Next Find Previous Find All Find Next

| # | Type | Hits | Search Text | |
|----|------|------|---|-----|
| 1 | BRS | 1 | 6311228.pn. | USP |
| 2 | BRS | 0 | 6311228.URPN | USP |
| 3 | BRS | 11 | ("5265252" "5375241" "5465364" "5475836" "5581461" "5612957" "5727212" "5926636" "5974234" "6014511" "6085265").PN. | USP |
| 4 | BRS | 99 | usb with bandwidth | USP |
| 5 | BRS | 2 | config? near3 setting | USP |
| 6 | BRS | 15 | config? near5 mode\$1 | USP |
| 7 | BRS | 0 | (usb with bandwidth) AND (config? near5 mode\$1) | USP |
| 8 | BRS | 0 | config? WITH (usb with bandwidth) | USP |
| 9 | BRS | 0 | config? WITH USB | USP |
| 10 | BRS | 1168 | management with bandwidth | USP |
| 11 | BRS | 2 | (usb with bandwidth) and (management with bandwidth) | USP |
| 12 | BRS | 0 | 6408351.URPN | USP |
| 13 | BRS | 10 | ("5655010" "5765021" "5799196" "5802153" "5875235" "5883944" "5896574" "5925114" "5931950" "5938740").PN. | USP |
| 14 | BRS | 19 | (allocat\$3 or reallocat\$3) with (usb with bandwidth) | USP |
| 15 | BRS | 7 | ("5557777" "5600841" "5708816" "5812796" "6119194" "6230277" "6308278").PN. | USP |
| 16 | BRS | 7 | ("5557777" "5600841" "5708816" "5812796" "6119194" "6230277" "6308278").PN. | USP |
| 17 | BRS | 7 | ("5557777" "5600841" "5708816" "5812796" "6119194" "6230277" "6308278").PN. | USP |
| 18 | BRS | 7 | ("5557777" "5600841" "5708816" "5812796" "6119194" "6230277" "6308278").PN. | USP |
| 19 | BRS | 7 | ("5557777" "5600841" "5708816" "5812796" "6119194" "6230277" "6308278").PN. | USP |
| 20 | BRS | 0 | 6101550.URPN | USP |
| 21 | BRS | 5 | ("5471474" "5513368" "5802318" "5832300" "5832492").PN. | USP |
| 22 | BRS | 9 | 5841471.URPN | USP |
| 23 | BRS | 8 | ("5729721" "5751951" "5778218" "5835791" "5841471" "5848293" "5875351" "5901332").PN. | USP |
| 24 | BRS | 1 | 5848266.pn. | USP |
| 25 | BRS | 1 | 5912894.pn. | USP |
| 26 | BRS | 149 | ((configuration or config\$3) with usb | USP |
| 27 | BRS | 33 | (usb with bandwidth) and ((configuration or config\$3) with usb) | USP |
| 28 | BRS | 7564 | (allocat\$3 or reallocat\$3 or alot\$3 or adjust\$4) with bandwidth | USP |
| 29 | BRS | 15 | ((configuration or config\$3) with usb) and ((allocat\$3 or reallocat\$3 or alot\$3 or adjust\$4) with bandwidth) | USP |
| 30 | BRS | 13 | ((usb with bandwidth) and ((configuration or config\$3) with usb)) and ((allocat\$3 or reallocat\$3 or alot\$3 or adjust\$4) with bandwidth) | USP |
| 31 | BRS | 15 | ((((configuration or config\$3) with usb) and ((allocat\$3 or reallocat\$3 or alot\$3 or adjust\$4) with bandwidth)) or ((usb with bandwidth) and ((configuration or config\$3) with usb)) and ((allocat\$3 | USP |
| 32 | BRS | 625 | (management with bandwidth) and ((allocat\$3 or reallocat\$3 or alot\$3 or adjust\$4) with bandwidth) | USP |
| 33 | BRS | 274 | (management with bandwidth) with ((allocat\$3 or reallocat\$3 or alot\$3 or adjust\$4) with bandwidth) | USP |
| 34 | BRS | 37 | ieee1394 adj2 bus | USP |
| 35 | BRS | 0 | ((management with bandwidth) with ((allocat\$3 or reallocat\$3 or alot\$3 or adjust\$4) with bandwidth)) and (ieee1394 adj2 bus) | USP |
| 36 | BRS | 36 | firewire adj1 bus | USP |
| 37 | BRS | 0 | ((management with bandwidth) with ((allocat\$3 or reallocat\$3 or alot\$3 or adjust\$4) with bandwidth)) and (firewire adj1 bus) | USP |
| 38 | BRS | 195 | ieee1394 | USP |

File Edit View Tools Window Help

Ready

Start [Internet Explorer] [Inbox - Microsoft Out] [EAST - jusbband...]

199 PM

- Drafts
- Pending
- Active
- Failed

Save List Show Edit Print

DB: USPAT
A new item A not item A temp A text A HTML

Back

| Type | Hits | Search Text | DBs | Time Stamp | Comments | Error Definition | Errors |
|------|----------|---|-------|------------------|----------|------------------|--------|
| 31 | BRS 15 | ((configuration or configur\$3) with usb) and ((a\$locat\$ | USPAT | 2002/12/03 13:22 | | | 0 |
| 32 | BRS 625 | ((management with bandwidth) and ((a\$locat\$3 or rea | USPAT | 2002/12/03 13:45 | | | 0 |
| 33 | BRS 274 | ((management with bandwidth) with ((a\$locat\$3 or rea | USPAT | 2002/12/03 13:42 | | | 0 |
| 34 | BRS 37 | ieee1394 adj2 bus | USPAT | 2002/12/03 13:45 | | | 0 |
| 35 | BRS 0 | ((management with bandwidth) with ((a\$locat\$3 or re | USPAT | 2002/12/03 13:44 | | | 0 |
| 36 | BRS 36 | firewire adj1 bus | USPAT | 2002/12/03 13:45 | | | 0 |
| 37 | BRS 0 | ((management with bandwidth) with ((a\$locat\$3 or re | USPAT | 2002/12/03 13:45 | | | 0 |
| 38 | BRS 195 | ieee1394 | USPAT | 2002/12/03 13:55 | | | 0 |
| 39 | BRS 0 | ((management with bandwidth) with ((a\$locat\$3 or re | USPAT | 2002/12/03 13:45 | | | 0 |
| 40 | BRS 625 | ((management with bandwidth) and ((a\$locat\$3 or re | USPAT | 2002/12/03 13:46 | | | 0 |
| 41 | BRS 1 | ((management with bandwidth) and ((a\$locat\$3 or re | USPAT | 2002/12/03 13:46 | | | 0 |
| 42 | BRS 1 | 6311243.URPN | USPAT | 2002/12/03 13:48 | | | 0 |
| 43 | BRS 47 | ("4423414" "4644468" "4677588" "4800384" "5 | USPAT | 2002/12/03 13:49 | | | 0 |
| 44 | BRS 9 | ("4845705" "4891805" "4907224" "5303234" "5 | USPAT | 2002/12/03 13:49 | | | 0 |
| 45 | BRS 1042 | ieee adj "1394" | USPAT | 2002/12/03 13:56 | | | 0 |
| 46 | BRS 11 | ((management with bandwidth) with ((a\$locat\$3 or re | USPAT | 2002/12/03 13:56 | | | 0 |
| 47 | BRS 1603 | request\$3 near5 bandwidth | USPAT | 2002/12/03 14:39 | | | 0 |
| 48 | BRS 41 | ((deny\$3 or denial or failure) with (request\$3 near5 ba | USPAT | 2002/12/03 14:40 | | | 0 |
| 49 | BRS 392 | ((satisfied or honored or available or allowable) with (r | USPAT | 2002/12/03 14:41 | | | 0 |
| 50 | BRS 31 | ((deny\$3 or denial or failure) with (request\$3 near5 b | USPAT | 2002/12/03 14:42 | | | 0 |
| 51 | BRS 0 | ((usb with bandwidth) and (((deny\$3 or denial or failur | USPAT | 2002/12/03 14:46 | | | 0 |
| 52 | BRS 15 | ((management with bandwidth) and (((deny\$3 or deni | USPAT | 2002/12/03 14:45 | | | 0 |
| 53 | BRS 0 | ((configuration or configur\$3) with usb) and (((deny\$3 | USPAT | 2002/12/03 14:45 | | | 0 |
| 54 | BRS 0 | ieee1394 and (((a\$locat\$3 or reallocat\$3 or alot\$3 or | USPAT | 2002/12/03 14:45 | | | 0 |
| 55 | BRS 0 | ((usb with bandwidth) and ((deny\$3 or denial or failure | USPAT | 2002/12/03 14:46 | | | 0 |
| 56 | BRS 1 | ((usb with bandwidth) and ((satisfied or honored or av | USPAT | 2002/12/03 14:46 | | | 0 |
| 57 | BRS 9 | 5832300.URPN | USPAT | 2002/12/03 14:48 | | | 0 |
| 58 | BRS 30 | ((a\$locat\$3 or reallocat\$3 or alot\$3 or adjust\$4) with | USPAT | 2002/12/04 11:52 | | | 0 |
| 59 | BRS 1 | 5832300.pn | USPAT | 2002/12/04 11:52 | | | 0 |
| 60 | BRS 9 | 5832300.URPN | USPAT | 2002/12/04 11:52 | | | 0 |
| 61 | BRS 8 | ("5093872" "5136376" "5404411" "5418571" "5 | USPAT | 2002/12/04 12:01 | | | 0 |
| 62 | BRS 1 | 5978678.pn | USPAT | 2002/12/09 11:49 | | | 0 |
| 63 | BRS 11 | ("4751671" "5079693" "5434996" "5522086" "5 | USPAT | 2002/12/09 11:01 | | | 0 |
| 64 | BRS 156 | configurable near2 register | USPAT | 2002/12/09 11:56 | | | 0 |
| 65 | BRS 2 | pci with (configurable near2 register) | USPAT | 2002/12/09 11:50 | | | 0 |
| 66 | BRS 3687 | configura\$4 near2 register | USPAT | 2002/12/09 11:57 | | | 0 |
| 67 | BRS 1 | bridge with (configurable near2 register) | USPAT | 2002/12/09 11:58 | | | 0 |
| 68 | BRS 129 | bridge with (configura\$4 near2 register) | USPAT | 2002/12/09 11:58 | | | 0 |

File Edit HTML

US-PAT-NO: 6212582

DOCUMENT-IDENTIFIER: US 6212582 B1

TITLE: Method for multi-priority, multicast flow control in a packet switch

----- KWIC -----

Detailed Description Text - DETX (5):

This hybrid flow control scheme provides various features including preventing cell loss on the receive BIC buffers; maintaining a high throughput; achieving MAX-MIN fairness in bandwidth allocation among streams if enough access bandwidth is available to the streams; prohibiting high-rate streams from unfairly starving low-rate streams which are subject to an access bandwidth constraint; maintaining a low switching delay; requiring minimum utilization of bus bandwidth, BIC buffer space and BIC processor for control purposes; and, being simple to implement at the BIC and operate at high data rates up to the bus speed.

U.S. Patent Apr. 3, 2001 Sheet 1 of 4 US 6,212,582 B1

FIG. 1





FIG. 2



US-PAT-NO: 5640519

DOCUMENT-IDENTIFIER: US 5640519 A

TITLE: Method and apparatus to improve latency experienced by an agent under a round robin arbitration scheme

----- KWIC -----

US PATENT NO. - PN (1):

5640519

United States Patent (19)
Langendorf et al.

(11) Patent Number: 5,640,519
(45) Date of Patent: Jun. 17, 1997

(54) METHOD AND APPARATUS TO IMPROVE LATENCY EXPERIENCED BY AN AGENT UNDER A ROUND ROBIN ARBITRATION SCHEME

(73) Inventor: Brian K. Langendorf, El Dorado Hills; James M. Dodd, Citrus Heights; George B. Mayak, Cameron Park, all of Calif.

(73) Assignee: Intel Corporation, Santa Clara, Calif.

(21) Appl. No.: 528,914

(22) Filed: Sep. 15, 1996

(51) Int. Cl.⁶ G06F 13/264; G06F 13/062; G06F 13/06

(52) U.S. Cl. 395/201; 395/203; 395/729

(53) Field of Search 395/209, 290, 291, 293, 294, 296, 723, 729

(56) References Cited

U.S. PATENT DOCUMENTS


5,119,292 6/1993 Tuley et al. 395/725
5,503,520 4/1994 Buck et al. 395/725
5,519,837 5/1996 Tzu 395/291

Primary Examiner—Jack B. Harvey
Assistant Examiner—Jorge Panchillo
Attorney, Agent, or Firm—Blalock, Scholoff, Taylor & Zlatos

(57) ABSTRACT

An arbitration circuit which controls arbitration for a resource by a first plurality of agents including a latency sensitive agent. The arbitration circuit comprises a mapping circuit and an arbiter. The mapping circuit is coupled to the first plurality of agents in order to receive a resource request signal from the latency sensitive agent and thereafter produce a plurality of request signals identical to the resource request signal. These request signals are input into at least a first and second I/O ports of the arbiter. The arbiter, which is coupled to the mapping circuit, including a second plurality of I/O ports and a second plurality of control ports each corresponding to one of the I/O ports. The arbiter is configured to arbitrate request signals input into the second plurality of I/O ports including the plurality of request signals, to monitor which I/O port was last activated, and to deactivate a control port associated with the I/O port thereby producing a control signal. This control signal signals the mapping circuit to disable at least one of the plurality of request signals upon detecting that the control signal is associated with the first I/O port or the second I/O port.

24 Claims, 6 Drawing Sheets



Brief Summary Text - BSTX (18):

In more particular terms, the peripheral controller subsystem includes a microprogrammed processor which sets an indicator within the bus saturation detection apparatus to a predetermined state under microprogram control at the beginning of a transfer operation interval. The detector monitors the state of at least one predetermined signal utilized by the bus priority network for determining the extent of bus utilization. The detector apparatus switches the state of its indicator upon detecting the occurrence of an unused or available cycle. The output of the detector indicator is provided to branch test circuits included within the processor. At the end of the transfer interval, the subsystem tests the state of the saturation detector indicator. If the detector indicator specifies that the bus is not saturated, it resets the state of the indicator and begins another interval.

[19]

[11] Patent Number: 5,099,420

[45] Date of Patent: Mar. 24, 1992

FOR
ON OF AN
H
ED ACCESS

Tewksbury; John
F. Getson, Jr.,
of Mass.
Systems Inc.,

7/00; G06F 13/36
5/325; 364/240.5;
364/DIG. 1
64/240.5; 370/85;
340/825.5

ENTS


364/200
364/900
364/200

Primary Examiner—Salvatore Cangialosi
Attorney, Agent, or Firm—Faith F. Driscoll; John S. Solakian

[57] ABSTRACT

A plurality of units which are coupled to transfer requests, transfer data over an asynchronous bus network during allocated bus transfer cycles. The network has a tie-breaking bus priority network which is distributed to a common interface portion of each of the plurality of units and grants bus cycles and resolves simultaneous requests on a priority basis. At least one unit includes bus saturation detection apparatus included within its common interface portion for monitoring bus activity over established intervals of time. The detection of the occurrence of at least one available cycle over the given interval of time signals that the bus network is not in a saturated state. When the indicator specifies that the bus network is saturated, the unit throttles down its operation by increasing the amount of time between issuing data requests. Throttling continues until the bus is no longer being saturated.

24 Claims, 6 Drawing Sheets



Details Text Image HTML KWIC

Detailed Description Text - DETX (6):

The computer system architecture 10 also includes a bus monitoring apparatus 40. As described in detail below, the bus monitor 40 monitors a particular peripheral device for a predetermined amount of time to determine the effectiveness of bus transactions across the I/O bus 20 relative to the particular peripheral device. The effectiveness of I/O bus transactions may be measured in performance terms such as bus utilization, or bus efficiency. In particular, the bus monitor 40 facilitates quantifying the utilization or efficiency of the I/O bus 20 with regard to a particular peripheral device. As described hereinafter, bus utilization is defined as a ratio of the total number of clock cycles used for bus transactions across the I/O bus during a predetermined time period or interval, to the total number of clock cycles available for bus transactions across the I/O bus during the predetermined time interval.

Detailed Description Text - DETX (7):

Likewise, bus efficiency is defined as a ratio of the total number of clock

| | | | |
|-----------|---------|-----------------|---------|
| 5,357,132 | 9/1990 | Amis et al. | 395/303 |
| 5,557,757 | 9/1996 | Cephardt et al. | 395/306 |
| 5,568,621 | 10/1996 | Wooten | 395/292 |
| 5,613,075 | 3/1997 | Wade et al. | 395/287 |
| 5,623,645 | 4/1997 | Yip et al. | 395/551 |

FOREIGN PATENT DOCUMENTS

| | | | |
|---------|--------|--------------------|------------|
| 0076921 | 4/1983 | European Pat. Off. | G06F 13/12 |
| 0671691 | 9/1995 | European Pat. Off. | G06F 13/12 |

OTHER PUBLICATIONS


VLSI and Computer Peripherals; VLSI Based Tools for Monitoring Bus Communication Channels; May 8-12, 1989; No. 1989, May 8, 1989; F. Gregorini et al.; pp. 4-81-4-84.

Primary Examiner—Ayaz R. Sheikh
Assistant Examiner—Eric Thlang
Attorney Agent, or Firm—Paul J. Maginot; Wayne P. Bailey

ABSTRACT

[57]
A method and apparatus for a method for measuring performance of an I/O bus. The method includes the steps of (a) determining a number of I/O bus clock cycles that occur during I/O bus transactions involving a peripheral device during a time period, and (b) determining a bus performance value for the I/O bus based on the number of I/O bus clock cycles determined in step (a). One embodiment of the apparatus includes a mechanism for determining a bus utilization value for the I/O bus based on the number of I/O bus clock cycles counted by the counter. Another embodiment of the apparatus includes a mechanism for determining a bus efficiency value for the I/O bus based on the number of I/O bus clock cycles counted by the counter.

17 Claims, 7 Drawing Sheets



US-PAT-NO: 6421348

DOCUMENT-IDENTIFIER: US 6421348 B1

TITLE: High-speed network switch bus

KWIC

Abstract Text - ABTX (1):

A network switch divides incoming frame data into cells. Each of the cells include a source identification field. Depending upon bandwidth availability and upon cell priority, the cells are transmitted over a switch bus. The cells are then routed based upon the source identification field. The network switch determines bandwidth usage by monitoring the switch bus. Upon detection of a start-of-frame cell, the network switch increments a bandwidth counter. Upon detection of an end-of-frame cell, the network switch adds an entry to a decrement FIFO. After a switch bus latency period, the network switch removes the entry from the decrement FIFO and decrements the bandwidth counter.



US006421348B1

(12) United States Patent
Gauder et al.

(15) Patent No.: US 6,421,348 B1
(45) Date of Patent: Jul. 16, 2002

(54) HIGH-SPEED NETWORK SWITCH BUS

6,122,252 A * 9/2000 Almon et al. 370/235
6,151,321 A * 11/2000 Berman et al. 370/235
6,198,724 B1 * 3/2001 Lam et al. 370/235
6,353,145 B1 * 3/2001 Yamasaki 370/235

(73) Inventors: Brian Gauder, Bethlehem, PA (US);
Vickie Pagan, Sunnyvale, CA (US);
Gopikrishnan, Santa Clara, both of
CA (US)

OTHER PUBLICATIONS

"High-Performance Bus Interface Designer's Guide
(Turbobus, P4-Bus, BTL); National Semiconductor Corporation,
Santa Clara, California; pp. 1-80-1-93; 1992
B6Bios.

(72) Assignee: National Semiconductor Corporation,
Santa Clara, CA (US)

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 0 days.

* cited by examiner

(21) Appl. No.: 09/108,846

(22) Filed: Jul. 1, 1998

(51) Int. Cl. H04L 12/28; H04L 12/56

(52) U.S. Cl. 370/401; 370/395.1; 370/235

(53) Field of Search 370/395.1, 405, 412, 413, 415, 428,
229, 230, 393.42, 304, 360, 453

(74) Attorney, Agent, or Firm: Stallman & Pollock LLP

(57)

ABSTRACT


A network switch divides incoming frame data into cells. Each of the cells include a source identification field. Depending upon bandwidth availability and upon cell priority, the cells are transmitted over a switch bus. The cells are then routed based upon the source identification field. The network switch determines bandwidth usage by monitoring the switch bus. Upon detection of a start-of-frame cell, the network switch increments a bandwidth counter. Upon detection of an end-of-frame cell, the network switch adds an entry to a decrement FIFO. After a switch bus latency period, the network switch removes the entry from the decrement FIFO and decrements the bandwidth counter.

17 Claims, 7 Drawing Sheets

References Cited

U.S. PATENT DOCUMENTS

5,303,302 A * 4/1994 Bowers 713/161
5,867,677 A * 2/1999 Thakran 710/131
5,905,725 A * 5/1999 Shafar et al. 370/235
5,974,468 A * 10/1999 Almon et al. 370/235
6,104,698 A * 8/2000 Fan et al. 370/235



US-PAT-NO: 4888765

DOCUMENT-IDENTIFIER
US 4888765 ATITLE: Digital loop carrier
system having
programmable timeslot
and bandwidth
allocation circuit

----- KWIC -----

US PATENT NO. - PN (

4888765

PROGRAMMABLE TIMESLOT AND
BANDWIDTH ALLOCATION CIRCUIT

- [75] Inventor: Harry J. Dyke, Oak Forest, Ill.
 [73] Assignee: Rockwell International Corporation,
 El Segundo, Calif.
 [21] Appl. No.: 234,972
 [22] Filed: Aug. 22, 1988
 [51] Int. Cl.⁴ H04J 3/16
 [52] U.S. Cl. 370/95.1; 370/85.1;
 340/825.51
 [58] Field of Search 370/95, 96, 89, 90;
 340/825.5, 825.51
 [56] References Cited

U.S. PATENT DOCUMENTS

| | | | |
|-----------|---------|------------------|--------|
| 4,470,140 | 9/1984 | Coffey | 370/95 |
| 4,680,583 | 7/1987 | Grover | 370/96 |
| 4,701,908 | 10/1987 | Ikeda | 370/89 |
| 4,733,390 | 3/1988 | Shirakawa et al. | 370/95 |
| 4,760,573 | 7/1988 | Calvignac et al. | 370/95 |

Primary Examiner—Douglas W. Olms
 Assistant Examiner—Min Jung


F. MAMANN

[57]

ABSTRACT

A system for allocating a plurality of channel units to a transmission line having a plurality of timeslots including bandwidth and multiple time slot allocation. The system has a counter and a parallel to serial register for providing a channel address via an address signal corresponding to a predetermined one of the plurality of timeslots to each of the channel units. A processor is provided for assigning an assigned address to each channel unit of the plurality of channel units, such channel unit being assigned to a different selected timeslot of the plurality of timeslots. Each of the channel units has a comparator for comparing the channel address in the address signal to the assigned address, the channel unit upon having a correspondence between the channel address and the assigned address, transmitting and receiving on the transmission line. A bus connects the plurality of channel units to the means for addressing. An active channel unit can retain control of the transmission line for bandwidth and multiple time slot allocation.

15 Claims, 3 Drawing Sheets



Details Text Image HTML

Details Text Image HTML

Full

US-PAT

DOCUM

TITLE:

transfer

disturbe

bandwid

removed

US Refer

5241632

[54] **SYSTEM FOR COMMUNICATIONS WHERE
FIRST PRIORITY DATA TRANSFER IS NOT
DISTURBED BY SECOND PRIORITY DATA
TRANSFER AND WHERE ALLOCATED
BANDWIDTH IS REMOVED WHEN
PROCESS TERMINATES ABNORMALLY**

[75] Inventors: **Patrick Delaney Ross, Sunnyvale;
Bradley David Strand, Los Gatos;
Dave Olson, Palo Alto, all of Calif.**

[73] Assignee: **Silicon Graphics, Inc., Mountain View,
Calif.**

[21] Appl. No.: **08/805,991**

[22] Filed: **Feb. 24, 1997**

[51] Int. Cl.⁶ **G06F 13/14**

[52] U.S. Cl. **395/840; 345/841; 345/849**

[58] Field of Search **370/232; 395/200.65,
395/232, 297, 840, 841, 849**

[56] **References Cited**

U.S. PATENT DOCUMENTS

5,241,632 8/1993 O'Connell et al. 395/297
5,699,345 12/1997 Watanuki et al. 370/232
5,761,445 6/1998 Nguyen 395/280
5,784,569 7/1998 Miller et al. 395/200.65

700

Primary Examiner—Thomas C. Lee

Assistant Examiner—Chien Yuan

Attorney, Agent, or Firm—Wagner, Murabito & Hao

[57]

ABSTRACT

The present invention comprises a method and system for implementing prioritized communications in a computer system. The present invention is implemented on a computer system having a microprocessor and a plurality of peripheral devices coupled to the computer system. The system of the present invention determines a first priority level and determines a second priority level. The system of the present invention receives a bandwidth allocation request from a software process to transfer data at the first priority level between two or more peripheral devices. The system subsequently allocates a first priority data transfer bandwidth between the devices in response to the request and performs a first data transfer between the devices using the first priority data transfer bandwidth. In addition, the system of the present invention performs a second data transfer between other devices using a second priority data transfer bandwidth. The second data transfer occurs at a second priority level. Thus, the system of the present invention ensures the first data transfer at the first priority level is not disturbed by the second data transfer. In this manner, the system of the present invention guarantees the first priority data transfer bandwidth for the software process.

24 Claims, 15 Drawing Sheets

Scache

UP